Introduction
With the continuous reduction of the gate oxide thickness and operation voltage in CMOS technology, Transient Voltage Suppressors (TVS) designed as electrical-overstress (EOS) and electrostatic discharge (ESD) protection solutions [1] for most off-chip applications (see Fig. 1 ) become indispensible. Good TVS for the integrated circuits (ICs) protection features are fast response time, low clamping voltage and high surge capability [2] . Conventional TVS devices adopting reversed biased PN diode suffers from large junction capacitance as the breakdown voltage reduces [3] . To lower the capacitance, back-to-back diode structure is generally adopted. In this paper, a simple method of realizing lateral back-to-back diode TVS is proposed to achieve both low capacitance and high current handling capability with an optimized layout scheme. Fig. 2 (a) shows the schematic layout of the proposed low-capacitance back-to-back diode-based TVS and the cross-sectional view along the line AA' also can be seen in the Fig. 2 (b) . The lateral back-to-back connection allowed this device to be easily package with both the anode and cathode terminals on the same side. It is well known that a forward-biased pn junction diode can sustain much higher current than that under a reverse biased condition. The STI region defines the distance between diodes, which can affect the overall breakdown characteristics of the device. As the applied voltage exceeds the breakdown voltage of the reverse-biased diode, the current increases sharply through the forward-biased diode. For the same diode, Fig. 3 shows that the failure current level under forward biased is about 60X higher than a reverse-biased diode. To obtain the best tolerance current level in a back-to-back diode, the layout of both the forward and reverse diode must be optimized. The outer loop is connected to the VDD while the center region is to the GND, so that the reverse diode can be larger to sustain current.
Structure of Low Capacitance Back-to-back Diode
Since the doping profile of the both diode is identical, the junction capacitance is mainly determined by junction area. For a design of area ratio: 4 to 1, the equivalent capacitance can be reduced to 1/5 of that on a simple reverse biased diode. Fig. 4 illustrates the Transmission Line Pulse [4] (TLP) measurement results on sample designed with different STI width. The triggering voltage increases as the STI width increases. The failure current level of the proposed device is about 160mA , at which point the leakage current dramatically increase from 10 -10 A to 10 -7 A under TLP test. It is found that a device with the Deep N-Well (DNW) isolation can greatly suppress the standby leakage current of a TVS device. The effect of the DNW is revealed in Fig. 5 . The rapid snapback phenomena can be seen in the DC I-V characteristic of the proposed device with DNW, which is similar to a base-floated NPN BJT [5] . The steep breakdown characteristics can also be attributed to avalanche multiplication in the depletion region of the reverse biased diode in the based-floated BJT.
Measurement Results and Discussions
The TLP measurement results on the samples adopting different layout types are compared in Fig. 6 . It is found that different perimeter ratio does not have significant impact on the device characteristics. However, this lateral back-to-back diode can be optimized by carefully design area ratio of the two diodes as shown in Fig. 7 . With increasing area ratio, the triggering point shift to the left. At the same time, the failure current level increase substantially with area ratio. Fig. 9 illustrates a series of the back-side emission microscope (EMMI) pictures indicating the failure position of various samples after TLP test. The failure position changes gradually from reverse-biased diode region (outer loop) to forward-biased diode (center region) as the area ratio increases. This result proves that the increased reverse-biased area can improve the tolerant current level. Table 1 summarizes the capacitances of the low-capacitance back-to-back diodes with different area ratio. The corresponding capacitance and trigger voltage as a function of STI width for 4X area-ratio proposed device are shown in Fig. 10 . These device parameters can be tuned to suit various applications by simple modify the layout structure. Figure 11 shows the failure currents normalized to area and to capacitance versus different area ratio. Although the increasing of area ratio can sustain higher failure current for a unit capacitance, it costs larger area to accomplish the failure current level desired. Therefore, an optimal area ratio and STI width can be determined to provide acceptable capacitance and failure current level.
Failure Position and Optimization Design Discussions

Conclusion
An optimized low-capacitance TVS diode for EOS/ESD protection has been proposed in this paper. The performance can be improved by modifying layout and area ratio without altering the fabrication process. With a lateral device structure, this device can be integrated with advanced package, such as chip size package and flip chip package, readily. This low-capacitance low-voltage TVS device is suitable for protecting the fragile ICs fabricated by advanced CMOS technology. 
